Friday, 21 April 2017

Smith Chart using MATLAB

The Smith Chart is the graphical tool for solving the problems with transmission line in RF engineering. The Smith chart can be used to display different parameters like Impedance, Admittance, Reflection coefficient, Noise figure Circles, Stability etc.

The Smith Chart is plotted on complex reflection coefficient plane in two dimension. It is scaled in normalized impedance/ admittance. Smith chart can be divided in sub categories like Z smith chart, Y smith chart, ZY smith chart.

Read more:

For any details regarding project you can mail at

Wednesday, 6 July 2016

Statistical Analysis for Read Access Time for SRAM for Optimizing Yield and Read Performance


SRAM occupies more than 50% of die area in high-Performance SoCs. Device variations in advanced technology Nodes limit SRAM cell performance and yield. Maximum read Time defines performance yield limited yield for SRAMs. In this Work, we estimate the sensitivity of reading time of a 6T SRAM cell to Variations in different devices through Design of Experiments (Doe) method. We evaluate multiple read time models and Estimate variations in yield forgiving read time specification.

For any details regarding project you can mail at

Monday, 4 July 2016

Making a Versatile Calculator Using MATLAB GUI Programming

For any details regarding project you can mail at

Bit Error Ratio (BER) Curve for 8-PSK (Phase Shift Keying) for Rayleigh & AWGN Channel



Low Noise Amplifiers (LNA) are key components in the receiving end of nearly every communication system. Primary purpose of the LNA is to amplify the received signal while at the same time adding as little additional noise as possible. Its performance greatly affects the overall receiver performance. This thesis discusses design of narrow band low noise amplifiers for Ku band applications. The target of this thesis is to design a LNA at 17 GHz for Ku Band. It also addresses some of the main aspects of microwave LNA design for use in the Ku frequency band. Through evaluation of the published literature on the LNA designing, a circuit topology has been selected, explored and redesigned. The tradeoffs related to input and output mis-match, bandwidth and gain has been explored and discussed. Finally, LNA has been designed in 0.09 um CMOS process using Agilent’s ADS having off-chip and on-chip inductors.On-chip inductor technique reduces the contribution of spectral noise current due to inductor series resistance and provides a good matching at the LNA input and output. After resonance frequency inductor starts behaving like a capacitor. By the help of on-chip inductor, resonance frequency can be controlled. As this design includes on-chip rectangular spiral inductors, the design, and modeling of on-chip inductors have been discussed briefly.

You can find out complete thesis on this link
For any details regarding project you can mail at

Fractional Element and Fractional Order Smith Chart And Its Application


Fractional element is having an extra Parameter compares to normal elements. Fractional Eliminates problems can be solved by fractional Order smith chart. The fractional order smith chart is a generalized way to describe the smith chart. Standard smith chart is a special case of generalized Fractional order smith chart. Fractional order Elements also discuss in this paper. Fractional Impedance is plotted on smith chart and with the help of That impedance matching is discussed. By the help of Fractional elements matching circuits are smaller Compared to normal complex impedance Matching circuits.


For any details regarding project you can mail at

Friday, 24 October 2014

Analysis of Different Topology and Topology Implementation for Performance Enhancement of NOC Architecture


With Moore’s law supplying billions of transistors, the component density is scaling at a much faster rate than the wire density and the pin density leading to performance limitations. Also, most of the power is used to drive wires and clock cycle is spent on wire delays and not on gate delays. As a result, packet -switched on-chip networks are fast replacing buses and crossbars. Therefore, performance analysis of these interconnection networks which is used to transport data between different subsystems becomes necessary.For performance analysis of different parameter of NOC, we haven different types of simulator available with us like BookSim, Noxim, Nirgam etc. Performance analysis of different topologies can be done with the aid of these simulators as these are designed to let us change different properties like topology, the routing function, traffic pattern, injection rate. We have used the BookSim simulator for our analysis Different performance parameters like latency, throughput, injection rate, hop count can be obtained by changing the properties in this networks.

For any details regarding project you can mail at